26 lines
934 B
XML
26 lines
934 B
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<project name="HDMI" board="Mojo" language="Verilog" version="2">
|
|
<files>
|
|
<component>cclk_detector.luc</component>
|
|
<component>simple_dual_ram.v</component>
|
|
<component>async_fifo.luc</component>
|
|
<component>uart_rx.luc</component>
|
|
<component>fifo_2x_reducer.luc</component>
|
|
<component>tmds_encoder.luc</component>
|
|
<component>spi_slave.luc</component>
|
|
<src top="true">mojo_top.v</src>
|
|
<component>serdes_n_to_1.luc</component>
|
|
<component>uart_tx.luc</component>
|
|
<component>dvi_encoder.luc</component>
|
|
<component>hdmi_encoder.luc</component>
|
|
<src>sram.v</src>
|
|
<component>dvi_globals.luc</component>
|
|
<component>avr_interface.luc</component>
|
|
<constraint lib="true">hdmi.ucf</constraint>
|
|
<constraint lib="true">mojo.ucf</constraint>
|
|
<core name="clk_wiz_v3_6">
|
|
<src>..\clk_wiz_v3_6.v</src>
|
|
</core>
|
|
</files>
|
|
</project>
|