89 lines
2.6 KiB
Makefile
89 lines
2.6 KiB
Makefile
#################################################################
|
|
# Makefile generated by Xilinx Platform Studio
|
|
# Project:/home/tim/Projects/fpga/micro_test/test/test.xmp
|
|
#
|
|
# WARNING : This file will be re-generated every time a command
|
|
# to run a make target is invoked. So, any changes made to this
|
|
# file manually, will be lost when make is invoked next.
|
|
#################################################################
|
|
|
|
XILINX_EDK_DIR = /opt/Xilinx/14.7/ISE_DS/EDK
|
|
|
|
SYSTEM = test
|
|
|
|
MHSFILE = test.mhs
|
|
|
|
FPGA_ARCH = spartan6
|
|
|
|
DEVICE = xc6slx9tqg144-2
|
|
|
|
INTSTYLE = default
|
|
|
|
XPS_HDL_LANG = verilog
|
|
GLOBAL_SEARCHPATHOPT =
|
|
PROJECT_SEARCHPATHOPT =
|
|
|
|
SEARCHPATHOPT = $(PROJECT_SEARCHPATHOPT) $(GLOBAL_SEARCHPATHOPT)
|
|
|
|
SUBMODULE_OPT = -toplevel no -ti test_i
|
|
|
|
PLATGEN_OPTIONS = -p $(DEVICE) -lang $(XPS_HDL_LANG) -intstyle $(INTSTYLE) $(SEARCHPATHOPT) $(SUBMODULE_OPT) -msg __xps/ise/xmsgprops.lst
|
|
|
|
OBSERVE_PAR_OPTIONS = -error yes
|
|
|
|
MICROBLAZE_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop.elf
|
|
MICROBLAZE_BOOTLOOP_LE = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop_le.elf
|
|
PPC405_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc405/ppc_bootloop.elf
|
|
PPC440_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc440/ppc440_bootloop.elf
|
|
BOOTLOOP_DIR = bootloops
|
|
|
|
BRAMINIT_ELF_IMP_FILES =
|
|
BRAMINIT_ELF_IMP_FILE_ARGS =
|
|
|
|
BRAMINIT_ELF_SIM_FILES =
|
|
BRAMINIT_ELF_SIM_FILE_ARGS =
|
|
|
|
SIM_CMD = xterm -e ./isim_test
|
|
|
|
BEHAVIORAL_SIM_SCRIPT = simulation/behavioral/$(SYSTEM)_setup.tcl
|
|
|
|
STRUCTURAL_SIM_SCRIPT = simulation/structural/$(SYSTEM)_setup.tcl
|
|
|
|
TIMING_SIM_SCRIPT = simulation/timing/$(SYSTEM)_setup.tcl
|
|
|
|
DEFAULT_SIM_SCRIPT = $(BEHAVIORAL_SIM_SCRIPT)
|
|
|
|
SIMGEN_OPTIONS = -p $(DEVICE) -lang $(XPS_HDL_LANG) -intstyle $(INTSTYLE) $(SEARCHPATHOPT) $(BRAMINIT_ELF_SIM_FILE_ARGS) -msg __xps/ise/xmsgprops.lst -s isim
|
|
|
|
|
|
CORE_STATE_DEVELOPMENT_FILES =
|
|
|
|
WRAPPER_NGC_FILES =
|
|
|
|
POSTSYN_NETLIST = implementation/$(SYSTEM).ngc
|
|
|
|
SYSTEM_BIT = implementation/$(SYSTEM).bit
|
|
|
|
DOWNLOAD_BIT = implementation/download.bit
|
|
|
|
SYSTEM_ACE = implementation/$(SYSTEM).ace
|
|
|
|
UCF_FILE = data/test.ucf
|
|
|
|
BMM_FILE = implementation/$(SYSTEM).bmm
|
|
|
|
BITGEN_UT_FILE = etc/bitgen.ut
|
|
|
|
XFLOW_OPT_FILE = etc/fast_runtime.opt
|
|
XFLOW_DEPENDENCY = __xps/xpsxflow.opt $(XFLOW_OPT_FILE)
|
|
|
|
XPLORER_DEPENDENCY = __xps/xplorer.opt
|
|
XPLORER_OPTIONS = -p $(DEVICE) -uc $(SYSTEM).ucf -bm $(SYSTEM).bmm -max_runs 7
|
|
|
|
FPGA_IMP_DEPENDENCY = $(BMM_FILE) $(POSTSYN_NETLIST) $(UCF_FILE) $(XFLOW_DEPENDENCY)
|
|
|
|
SDK_EXPORT_DIR = SDK/SDK_Export/hw
|
|
SYSTEM_HW_HANDOFF = $(SDK_EXPORT_DIR)/$(SYSTEM).xml
|
|
SYSTEM_HW_HANDOFF_BIT = $(SDK_EXPORT_DIR)/$(SYSTEM).bit
|
|
SYSTEM_HW_HANDOFF_DEP = $(SYSTEM_HW_HANDOFF) $(SYSTEM_HW_HANDOFF_BIT)
|